

FIG. 1 (PRIOR ART)

Glitch Free Reset Circuit

Inventors: Sarathy Sribhashyam, et al.

Serial No.: 09/944,963




FIG. 2

+





FIG. 3

+




FIG. 4

OCT 22 2002
CIPR
PATENT & TRADEMARK OFFICE
Glitch Free Reset Circuit
Inventors: Sarathy Sribhashyam, et al.
Serial No.: 09/944,963




FIG. 5 Reset Signal Going High



Glitch Free Reset Circuit

Inventors: Sarathy Sribhashyam, et al.

Serial No.: 09/944,963






FIG. 6





Glitch Free Reset Circuit
Inventors: Sarathy Sribhashyam, et al.
Serial No.: 09/944,963





Method of Compensating for Glitch Occurrence

FIG. 8



Glitch Free Reset Circuit
Inventors: Sarathy Sribhashyam, et al.
Serial No.: 09/944,963




FIG. 9 Sample-Hold Circuit

O I P E
OCT 22 2002
PATENT & TRADEMARK
Glitch Free Reset Circuit
Inventors: Sarathy Sribhashyam, et al.
Serial No.: 09/944,963




FIG. 10

O P E
SC89
OCT 22 2002
PATENT & TRADEMARK OFFICE

Glitch Free Reset Circuit
Inventors: Sarathy Sribhashyam, et al.
Serial No.: 09/944,963




FIG. 11